We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4382b01 commit 07e669eCopy full SHA for 07e669e
llvm/test/CodeGen/RISCV/add_sext_shl_constant.ll
@@ -333,3 +333,24 @@ define i64 @add_shl_moreOneUse_sh4add(i64 %x) {
333
%add = add i64 %mul, %or
334
ret i64 %add
335
}
336
+
337
+define i64 @add_shl_rhs_constant(i64 %x, i64 %y) {
338
+; NO-ZBA-LABEL: add_shl_rhs_constant:
339
+; NO-ZBA: # %bb.0:
340
+; NO-ZBA-NEXT: add a0, a0, a1
341
+; NO-ZBA-NEXT: slli a0, a0, 3
342
+; NO-ZBA-NEXT: ret
343
+;
344
+; ZBA-LABEL: add_shl_rhs_constant:
345
+; ZBA: # %bb.0:
346
+; ZBA-NEXT: add a0, a0, a1
347
+; ZBA-NEXT: addi a0, a0, 1
348
+; ZBA-NEXT: slli a0, a0, 3
349
+; ZBA-NEXT: addi a0, a0, -8
350
+; ZBA-NEXT: ret
351
+ %a = add i64 %x, 1
352
+ %b = add i64 %y, %a
353
+ %c = shl i64 %b, 3
354
+ %d = add i64 %c, -8
355
+ ret i64 %d
356
+}
0 commit comments