Skip to content

Commit 1a9acd7

Browse files
committed
[RISCV] Capitalize some variable names. NFC
1 parent 3368a32 commit 1a9acd7

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp

+4-4
Original file line numberDiff line numberDiff line change
@@ -1217,8 +1217,8 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
12171217
if (!N1C)
12181218
break;
12191219
uint64_t C1 = N1C->getZExtValue();
1220-
const bool isC1Mask = isMask_64(C1);
1221-
const bool isC1ANDI = isInt<12>(C1);
1220+
const bool IsC1Mask = isMask_64(C1);
1221+
const bool IsC1ANDI = isInt<12>(C1);
12221222

12231223
SDValue N0 = Node->getOperand(0);
12241224

@@ -1266,7 +1266,7 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
12661266

12671267
// Turn (and (srl x, c2) c1) -> (srli (slli x, c3-c2), c3) if c1 is a mask
12681268
// with c3 leading zeros.
1269-
if (!LeftShift && isC1Mask) {
1269+
if (!LeftShift && IsC1Mask) {
12701270
unsigned Leading = XLen - llvm::bit_width(C1);
12711271
if (C2 < Leading) {
12721272
// If the number of leading zeros is C2+32 this can be SRLIW.
@@ -1454,7 +1454,7 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
14541454
// available.
14551455
// Transform (and x, C1)
14561456
// -> (<bfextract> x, msb, lsb)
1457-
if (isC1Mask && !isC1ANDI) {
1457+
if (IsC1Mask && !IsC1ANDI) {
14581458
const unsigned Msb = llvm::bit_width(C1) - 1;
14591459
if (tryUnsignedBitfieldExtract(Node, DL, VT, N0, Msb, 0))
14601460
return;

0 commit comments

Comments
 (0)