We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 98a5130 commit 22f450bCopy full SHA for 22f450b
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -20615,9 +20615,10 @@ void RVVArgDispatcher::compute() {
20615
return;
20616
}
20617
20618
- unsigned RegsNeeded = std::max(
20619
- ArgInfo.VT.getSizeInBits().getKnownMinValue() / RISCV::RVVBitsPerBlock,
20620
- 1UL);
+ unsigned RegsNeeded =
+ std::max((unsigned)ArgInfo.VT.getSizeInBits().getKnownMinValue() /
+ RISCV::RVVBitsPerBlock,
20621
+ (unsigned)1);
20622
unsigned TotalRegsNeeded = ArgInfo.NF * RegsNeeded;
20623
for (unsigned StartReg = 0; StartReg + TotalRegsNeeded <= NumArgVRs;
20624
StartReg += RegsNeeded) {
0 commit comments