Skip to content

Commit 2e817bf

Browse files
authored
[RISCV] Add missing feature predicates to some of the RVV pseudos (#85983)
Some of the RVV pseudos are missing HasVInstructions. This is effectively a NFC.
1 parent 3f39571 commit 2e817bf

File tree

1 file changed

+4
-1
lines changed

1 file changed

+4
-1
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -6698,6 +6698,7 @@ defm PseudoVFWREDOSUM : VPseudoVFWREDO_VS_RM;
66986698
// 15. Vector Mask Instructions
66996699
//===----------------------------------------------------------------------===//
67006700

6701+
let Predicates = [HasVInstructions] in {
67016702
//===----------------------------------------------------------------------===//
67026703
// 15.1 Vector Mask-Register Logical Instructions
67036704
//===----------------------------------------------------------------------===//
@@ -6718,7 +6719,6 @@ defm PseudoVMSET : VPseudoNullaryPseudoM<"VMXNOR">;
67186719
//===----------------------------------------------------------------------===//
67196720
// 15.2. Vector mask population count vcpop
67206721
//===----------------------------------------------------------------------===//
6721-
67226722
let IsSignExtendingOpW = 1 in
67236723
defm PseudoVCPOP: VPseudoVPOP_M;
67246724

@@ -6753,6 +6753,7 @@ defm PseudoVIOTA_M: VPseudoVIOTA_M;
67536753
// 15.9. Vector Element Index Instruction
67546754
//===----------------------------------------------------------------------===//
67556755
defm PseudoVID : VPseudoVID_V;
6756+
} // Predicates = [HasVInstructions]
67566757

67576758
//===----------------------------------------------------------------------===//
67586759
// 16. Vector Permutation Instructions
@@ -6828,6 +6829,7 @@ let Predicates = [HasVInstructionsAnyF] in {
68286829
//===----------------------------------------------------------------------===//
68296830
// 16.4. Vector Register Gather Instructions
68306831
//===----------------------------------------------------------------------===//
6832+
let Predicates = [HasVInstructions] in {
68316833
defm PseudoVRGATHER : VPseudoVGTR_VV_VX_VI<uimm5, "@earlyclobber $rd">;
68326834
defm PseudoVRGATHEREI16 : VPseudoVGTR_VV_EEW<eew=16,
68336835
Constraint="@earlyclobber $rd">;
@@ -6836,6 +6838,7 @@ defm PseudoVRGATHEREI16 : VPseudoVGTR_VV_EEW<eew=16,
68366838
// 16.5. Vector Compress Instruction
68376839
//===----------------------------------------------------------------------===//
68386840
defm PseudoVCOMPRESS : VPseudoVCPR_V;
6841+
} // Predicates = [HasVInstructions]
68396842

68406843
//===----------------------------------------------------------------------===//
68416844
// Patterns.

0 commit comments

Comments
 (0)