@@ -35,8 +35,8 @@ declare void @no_op() nounwind;
35
35
; CHECK-NEXT: adrp x11, no_op
36
36
; CHECK-NEXT: add x11, x11, :lo12:no_op
37
37
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
38
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$v$v)
39
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$v$v)
38
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$v$v
39
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$v$v
40
40
; CHECK-NEXT: blr x8
41
41
; CHECK-NEXT: .seh_startepilogue
42
42
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -82,8 +82,8 @@ declare i64 @simple_integers(i8, i16, i32, i64) nounwind;
82
82
; CHECK-NEXT: adrp x11, simple_integers
83
83
; CHECK-NEXT: add x11, x11, :lo12:simple_integers
84
84
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
85
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$i8$i8i8i8i8)
86
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$i8$i8i8i8i8)
85
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$i8$i8i8i8i8
86
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$i8$i8i8i8i8
87
87
; CHECK-NEXT: blr x8
88
88
; CHECK-NEXT: .seh_startepilogue
89
89
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -129,8 +129,8 @@ declare double @simple_floats(float, double) nounwind;
129
129
; CHECK-NEXT: adrp x11, simple_floats
130
130
; CHECK-NEXT: add x11, x11, :lo12:simple_floats
131
131
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
132
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$d$fd)
133
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$d$fd)
132
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$d$fd
133
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$d$fd
134
134
; CHECK-NEXT: blr x8
135
135
; CHECK-NEXT: .seh_startepilogue
136
136
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -176,8 +176,8 @@ declare void @has_varargs(...) nounwind;
176
176
; CHECK-NEXT: adrp x11, has_varargs
177
177
; CHECK-NEXT: add x11, x11, :lo12:has_varargs
178
178
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
179
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$v$varargs)
180
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$v$varargs)
179
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$v$varargs
180
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$v$varargs
181
181
; CHECK-NEXT: blr x8
182
182
; CHECK-NEXT: .seh_startepilogue
183
183
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -223,8 +223,8 @@ declare void @has_sret(ptr sret([100 x i8])) nounwind;
223
223
; CHECK-NEXT: adrp x11, has_sret
224
224
; CHECK-NEXT: add x11, x11, :lo12:has_sret
225
225
; CHECK-NEXT: ldr x9, [x9, :lo12:__os_arm64x_check_icall]
226
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$m100$v)
227
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$m100$v)
226
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$m100$v
227
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$m100$v
228
228
; CHECK-NEXT: blr x9
229
229
; CHECK-NEXT: .seh_startepilogue
230
230
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -271,8 +271,8 @@ declare void @has_aligned_sret(ptr align 32 sret(%TSRet)) nounwind;
271
271
; CHECK: adrp x11, has_aligned_sret
272
272
; CHECK: add x11, x11, :lo12:has_aligned_sret
273
273
; CHECK: ldr x9, [x9, :lo12:__os_arm64x_check_icall]
274
- ; CHECK: adrp x10, ( $iexit_thunk$cdecl$m16$v)
275
- ; CHECK: add x10, x10, :lo12:( $iexit_thunk$cdecl$m16$v)
274
+ ; CHECK: adrp x10, $iexit_thunk$cdecl$m16$v
275
+ ; CHECK: add x10, x10, :lo12:$iexit_thunk$cdecl$m16$v
276
276
; CHECK: blr x9
277
277
; CHECK: .seh_startepilogue
278
278
; CHECK: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -325,8 +325,8 @@ declare [2 x i8] @small_array([2 x i8], [2 x float]) nounwind;
325
325
; CHECK-NEXT: adrp x11, small_array
326
326
; CHECK-NEXT: add x11, x11, :lo12:small_array
327
327
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
328
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$m2$m2F8)
329
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$m2$m2F8)
328
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$m2$m2F8
329
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$m2$m2F8
330
330
; CHECK-NEXT: blr x8
331
331
; CHECK-NEXT: .seh_startepilogue
332
332
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -382,8 +382,8 @@ declare [3 x i64] @large_array([3 x i64], [2 x double], [2 x [2 x i64]]) nounwin
382
382
; CHECK-NEXT: adrp x11, large_array
383
383
; CHECK-NEXT: add x11, x11, :lo12:large_array
384
384
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
385
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$m24$m24D16m32)
386
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$m24$m24D16m32)
385
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$m24$m24D16m32
386
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$m24$m24D16m32
387
387
; CHECK-NEXT: blr x8
388
388
; CHECK-NEXT: .seh_startepilogue
389
389
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -446,8 +446,8 @@ declare %T2 @simple_struct(%T1, %T2, %T3, %T4) nounwind;
446
446
; CHECK-NEXT: adrp x11, simple_struct
447
447
; CHECK-NEXT: add x11, x11, :lo12:simple_struct
448
448
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
449
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$m8$i8m8m16m24)
450
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$m8$i8m8m16m24)
449
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$m8$i8m8m16m24
450
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$m8$i8m8m16m24
451
451
; CHECK-NEXT: blr x8
452
452
; CHECK-NEXT: .seh_startepilogue
453
453
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -499,8 +499,8 @@ declare <4 x i8> @small_vector(<4 x i8> %0) nounwind;
499
499
; CHECK-NEXT: adrp x11, small_vector
500
500
; CHECK-NEXT: add x11, x11, :lo12:small_vector
501
501
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
502
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$m$m)
503
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$m$m)
502
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$m$m
503
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$m$m
504
504
; CHECK-NEXT: blr x8
505
505
; CHECK-NEXT: .seh_startepilogue
506
506
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
@@ -549,8 +549,8 @@ declare <8 x i16> @large_vector(<8 x i16> %0) nounwind;
549
549
; CHECK-NEXT: adrp x11, large_vector
550
550
; CHECK-NEXT: add x11, x11, :lo12:large_vector
551
551
; CHECK-NEXT: ldr x8, [x8, :lo12:__os_arm64x_check_icall]
552
- ; CHECK-NEXT: adrp x10, ( $iexit_thunk$cdecl$m16$m16)
553
- ; CHECK-NEXT: add x10, x10, :lo12:( $iexit_thunk$cdecl$m16$m16)
552
+ ; CHECK-NEXT: adrp x10, $iexit_thunk$cdecl$m16$m16
553
+ ; CHECK-NEXT: add x10, x10, :lo12:$iexit_thunk$cdecl$m16$m16
554
554
; CHECK-NEXT: blr x8
555
555
; CHECK-NEXT: .seh_startepilogue
556
556
; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload
0 commit comments