Skip to content

Commit 439de05

Browse files
committed
[RISCV] Rename function name to start with prefix vpreduce for consistency. (NFC)
1 parent da37c76 commit 439de05

File tree

1 file changed

+12
-12
lines changed

1 file changed

+12
-12
lines changed

llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp.ll

Lines changed: 12 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -344,8 +344,8 @@ define double @vpreduce_ord_fadd_nxv4f64(double %s, <vscale x 4 x double> %v, <v
344344
ret double %r
345345
}
346346

347-
define float @vreduce_fminimum_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
348-
; CHECK-LABEL: vreduce_fminimum_nxv4f32:
347+
define float @vpreduce_fminimum_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
348+
; CHECK-LABEL: vpreduce_fminimum_nxv4f32:
349349
; CHECK: # %bb.0:
350350
; CHECK-NEXT: vsetvli zero, a0, e32, m2, ta, ma
351351
; CHECK-NEXT: vmfne.vv v10, v8, v8, v0.t
@@ -369,8 +369,8 @@ define float @vreduce_fminimum_nxv4f32(float %start, <vscale x 4 x float> %val,
369369
ret float %s
370370
}
371371

372-
define float @vreduce_fmaximum_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
373-
; CHECK-LABEL: vreduce_fmaximum_nxv4f32:
372+
define float @vpreduce_fmaximum_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
373+
; CHECK-LABEL: vpreduce_fmaximum_nxv4f32:
374374
; CHECK: # %bb.0:
375375
; CHECK-NEXT: vsetvli zero, a0, e32, m2, ta, ma
376376
; CHECK-NEXT: vmfne.vv v10, v8, v8, v0.t
@@ -394,8 +394,8 @@ define float @vreduce_fmaximum_nxv4f32(float %start, <vscale x 4 x float> %val,
394394
ret float %s
395395
}
396396

397-
define float @vreduce_fminimum_nnan_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
398-
; CHECK-LABEL: vreduce_fminimum_nnan_nxv4f32:
397+
define float @vpreduce_fminimum_nnan_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
398+
; CHECK-LABEL: vpreduce_fminimum_nnan_nxv4f32:
399399
; CHECK: # %bb.0:
400400
; CHECK-NEXT: vsetivli zero, 1, e32, m1, ta, ma
401401
; CHECK-NEXT: vfmv.s.f v10, fa0
@@ -407,8 +407,8 @@ define float @vreduce_fminimum_nnan_nxv4f32(float %start, <vscale x 4 x float> %
407407
ret float %s
408408
}
409409

410-
define float @vreduce_fmaximum_nnan_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
411-
; CHECK-LABEL: vreduce_fmaximum_nnan_nxv4f32:
410+
define float @vpreduce_fmaximum_nnan_nxv4f32(float %start, <vscale x 4 x float> %val, <vscale x 4 x i1> %m, i32 zeroext %evl) {
411+
; CHECK-LABEL: vpreduce_fmaximum_nnan_nxv4f32:
412412
; CHECK: # %bb.0:
413413
; CHECK-NEXT: vsetivli zero, 1, e32, m1, ta, ma
414414
; CHECK-NEXT: vfmv.s.f v10, fa0
@@ -420,8 +420,8 @@ define float @vreduce_fmaximum_nnan_nxv4f32(float %start, <vscale x 4 x float> %
420420
ret float %s
421421
}
422422

423-
define float @vreduce_fminimum_v4f32(float %start, <4 x float> %val, <4 x i1> %m, i32 zeroext %evl) {
424-
; CHECK-LABEL: vreduce_fminimum_v4f32:
423+
define float @vpreduce_fminimum_v4f32(float %start, <4 x float> %val, <4 x i1> %m, i32 zeroext %evl) {
424+
; CHECK-LABEL: vpreduce_fminimum_v4f32:
425425
; CHECK: # %bb.0:
426426
; CHECK-NEXT: vsetvli zero, a0, e32, m1, ta, ma
427427
; CHECK-NEXT: vmfne.vv v9, v8, v8, v0.t
@@ -445,8 +445,8 @@ define float @vreduce_fminimum_v4f32(float %start, <4 x float> %val, <4 x i1> %m
445445
ret float %s
446446
}
447447

448-
define float @vreduce_fmaximum_v4f32(float %start, <4 x float> %val, <4 x i1> %m, i32 zeroext %evl) {
449-
; CHECK-LABEL: vreduce_fmaximum_v4f32:
448+
define float @vpreduce_fmaximum_v4f32(float %start, <4 x float> %val, <4 x i1> %m, i32 zeroext %evl) {
449+
; CHECK-LABEL: vpreduce_fmaximum_v4f32:
450450
; CHECK: # %bb.0:
451451
; CHECK-NEXT: vsetvli zero, a0, e32, m1, ta, ma
452452
; CHECK-NEXT: vmfne.vv v9, v8, v8, v0.t

0 commit comments

Comments
 (0)