@@ -1572,21 +1572,21 @@ let Predicates = [HasNDD] in {
1572
1572
}
1573
1573
1574
1574
// Depositing value to 8/16 bit subreg:
1575
- def : Pat<(or (and GR64:$dst, -256),
1575
+ def : Pat<(or (and GR64:$dst, -256),
1576
1576
(i64 (zextloadi8 addr:$src))),
1577
- (INSERT_SUBREG (i64 (COPY $dst)), (MOV8rm i8mem:$src), sub_8bit)>;
1577
+ (INSERT_SUBREG (i64 (COPY $dst)), (MOV8rm i8mem:$src), sub_8bit)>;
1578
1578
1579
- def : Pat<(or (and GR32:$dst, -256),
1579
+ def : Pat<(or (and GR32:$dst, -256),
1580
1580
(i32 (zextloadi8 addr:$src))),
1581
- (INSERT_SUBREG (i32 (COPY $dst)), (MOV8rm i8mem:$src), sub_8bit)>;
1581
+ (INSERT_SUBREG (i32 (COPY $dst)), (MOV8rm i8mem:$src), sub_8bit)>;
1582
1582
1583
- def : Pat<(or (and GR64:$dst, -65536),
1583
+ def : Pat<(or (and GR64:$dst, -65536),
1584
1584
(i64 (zextloadi16 addr:$src))),
1585
1585
(INSERT_SUBREG (i64 (COPY $dst)), (MOV16rm i16mem:$src), sub_16bit)>;
1586
1586
1587
- def : Pat<(or (and GR32:$dst, -65536),
1587
+ def : Pat<(or (and GR32:$dst, -65536),
1588
1588
(i32 (zextloadi16 addr:$src))),
1589
- (INSERT_SUBREG (i32 (COPY $dst)), (MOV16rm i16mem:$src), sub_16bit)>;
1589
+ (INSERT_SUBREG (i32 (COPY $dst)), (MOV16rm i16mem:$src), sub_16bit)>;
1590
1590
1591
1591
// To avoid needing to materialize an immediate in a register, use a 32-bit and
1592
1592
// with implicit zero-extension instead of a 64-bit and if the immediate has at
0 commit comments