We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fc3eed1 commit 59eebb4Copy full SHA for 59eebb4
llvm/test/CodeGen/RISCV/macro-fusions.mir
@@ -41,7 +41,7 @@ body: |
41
# CHECK: slli_srli_shifted_zext
42
# CHECK: Macro fuse: {{.*}}SLLI - SRLI
43
---
44
-name: shifted_zext
+name: slli_srli_shifted_zext
45
tracksRegLiveness: true
46
body: |
47
bb.0.entry:
@@ -58,7 +58,7 @@ body: |
58
# CHECK: slli_srli_zexth
59
60
61
-name: zexth
+name: slli_srli_zexth
62
63
64
@@ -75,7 +75,7 @@ body: |
75
# CHECK: slli_srli_zextw
76
77
78
-name: zextw
+name: slli_srli_zextw
79
80
81
0 commit comments