Skip to content

Commit 5dc8155

Browse files
authored
[RISCV] Add ESWIN EIC770X (SiFive P550) to getHostCPUNameForRISCV. (#125277)
This enables -mcpu=native for the HiFive Premier P550 board.
1 parent a3799f2 commit 5dc8155

File tree

2 files changed

+14
-0
lines changed

2 files changed

+14
-0
lines changed

llvm/lib/TargetParser/Host.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -493,6 +493,7 @@ StringRef sys::detail::getHostCPUNameForRISCV(StringRef ProcCpuinfoContent) {
493493
}
494494

495495
return StringSwitch<const char *>(UArch)
496+
.Case("eswin,eic770x", "sifive-p550")
496497
.Case("sifive,u74-mc", "sifive-u74")
497498
.Case("sifive,bullet0", "sifive-u74")
498499
.Default("");

llvm/unittests/TargetParser/Host.cpp

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -405,6 +405,19 @@ uarch : sifive,u74-mc
405405
EXPECT_EQ(
406406
sys::detail::getHostCPUNameForRISCV("uarch : sifive,bullet0\n"),
407407
"sifive-u74");
408+
409+
const StringRef SifiveP550MCProcCPUInfo = R"(
410+
processor : 0
411+
hart : 2
412+
isa : rv64imafdch_zicsr_zifencei_zba_zbb_sscofpmf
413+
mmu : sv48
414+
uarch : eswin,eic770x
415+
)";
416+
EXPECT_EQ(sys::detail::getHostCPUNameForRISCV(SifiveP550MCProcCPUInfo),
417+
"sifive-p550");
418+
EXPECT_EQ(
419+
sys::detail::getHostCPUNameForRISCV("uarch : eswin,eic770x\n"),
420+
"sifive-p550");
408421
}
409422

410423
static bool runAndGetCommandOutput(

0 commit comments

Comments
 (0)