Skip to content

Commit 6529c3d

Browse files
artagnonartagnon
committed
VT/test: pre-commit tests to enable samesign optz
Pre-commit some tests in preparation to teach ValueTracking's implied-cond about samesign. In case of insufficient test coverage, patches that make functional changes to ValueTracking can add additional tests.
1 parent ace87ec commit 6529c3d

File tree

1 file changed

+222
-0
lines changed

1 file changed

+222
-0
lines changed

‎llvm/test/Analysis/ValueTracking/implied-condition-samesign.ll

Lines changed: 222 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,222 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
2+
; RUN: opt -passes=instsimplify -S %s | FileCheck %s
3+
4+
define i1 @incr_sle(i32 %i, i32 %len) {
5+
; CHECK-LABEL: define i1 @incr_sle(
6+
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
7+
; CHECK-NEXT: [[I_INCR:%.*]] = add nuw nsw i32 [[I]], 1
8+
; CHECK-NEXT: [[I_GT_LEN:%.*]] = icmp samesign ugt i32 [[I]], [[LEN]]
9+
; CHECK-NEXT: [[I_INCR_SGT_LEN:%.*]] = icmp sgt i32 [[I_INCR]], [[LEN]]
10+
; CHECK-NEXT: [[RES:%.*]] = icmp sle i1 [[I_INCR_SGT_LEN]], [[I_GT_LEN]]
11+
; CHECK-NEXT: ret i1 [[RES]]
12+
;
13+
%i.incr = add nsw nuw i32 %i, 1
14+
%i.gt.len = icmp samesign ugt i32 %i, %len
15+
%i.incr.sgt.len = icmp sgt i32 %i.incr, %len
16+
%res = icmp sle i1 %i.incr.sgt.len, %i.gt.len
17+
ret i1 %res
18+
}
19+
20+
define i1 @incr_sge(i32 %i, i32 %len) {
21+
; CHECK-LABEL: define i1 @incr_sge(
22+
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
23+
; CHECK-NEXT: [[I_INCR:%.*]] = add nuw nsw i32 [[I]], 1
24+
; CHECK-NEXT: [[I_LT_LEN:%.*]] = icmp samesign ult i32 [[I]], [[LEN]]
25+
; CHECK-NEXT: [[I_INCR_SLT_LEN:%.*]] = icmp slt i32 [[I_INCR]], [[LEN]]
26+
; CHECK-NEXT: [[RES:%.*]] = icmp sge i1 [[I_INCR_SLT_LEN]], [[I_LT_LEN]]
27+
; CHECK-NEXT: ret i1 [[RES]]
28+
;
29+
%i.incr = add nsw nuw i32 %i, 1
30+
%i.lt.len = icmp samesign ult i32 %i, %len
31+
%i.incr.slt.len = icmp slt i32 %i.incr, %len
32+
%res = icmp sge i1 %i.incr.slt.len, %i.lt.len
33+
ret i1 %res
34+
}
35+
36+
define i1 @incr_ule(i32 %i, i32 %len) {
37+
; CHECK-LABEL: define i1 @incr_ule(
38+
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
39+
; CHECK-NEXT: [[I_INCR:%.*]] = add nuw nsw i32 [[I]], 1
40+
; CHECK-NEXT: [[I_GT_LEN:%.*]] = icmp samesign ugt i32 [[I]], [[LEN]]
41+
; CHECK-NEXT: [[I_INCR_SGT_LEN:%.*]] = icmp sgt i32 [[I_INCR]], [[LEN]]
42+
; CHECK-NEXT: [[RES:%.*]] = icmp ule i1 [[I_GT_LEN]], [[I_INCR_SGT_LEN]]
43+
; CHECK-NEXT: ret i1 [[RES]]
44+
;
45+
%i.incr = add nsw nuw i32 %i, 1
46+
%i.gt.len = icmp samesign ugt i32 %i, %len
47+
%i.incr.sgt.len = icmp sgt i32 %i.incr, %len
48+
%res = icmp ule i1 %i.gt.len, %i.incr.sgt.len
49+
ret i1 %res
50+
}
51+
52+
define i1 @incr_uge(i32 %i, i32 %len) {
53+
; CHECK-LABEL: define i1 @incr_uge(
54+
; CHECK-SAME: i32 [[I:%.*]], i32 [[LEN:%.*]]) {
55+
; CHECK-NEXT: [[I_INCR:%.*]] = add nuw nsw i32 [[I]], 1
56+
; CHECK-NEXT: [[I_LT_LEN:%.*]] = icmp samesign ult i32 [[I]], [[LEN]]
57+
; CHECK-NEXT: [[I_INCR_SLT_LEN:%.*]] = icmp slt i32 [[I_INCR]], [[LEN]]
58+
; CHECK-NEXT: [[RES:%.*]] = icmp uge i1 [[I_LT_LEN]], [[I_INCR_SLT_LEN]]
59+
; CHECK-NEXT: ret i1 [[RES]]
60+
;
61+
%i.incr = add nsw nuw i32 %i, 1
62+
%i.lt.len = icmp samesign ult i32 %i, %len
63+
%i.incr.slt.len = icmp slt i32 %i.incr, %len
64+
%res = icmp uge i1 %i.lt.len, %i.incr.slt.len
65+
ret i1 %res
66+
}
67+
68+
define i1 @sgt_implies_ge_via_assume(i32 %i, i32 %j) {
69+
; CHECK-LABEL: define i1 @sgt_implies_ge_via_assume(
70+
; CHECK-SAME: i32 [[I:%.*]], i32 [[J:%.*]]) {
71+
; CHECK-NEXT: [[I_SGT_J:%.*]] = icmp sgt i32 [[I]], [[J]]
72+
; CHECK-NEXT: call void @llvm.assume(i1 [[I_SGT_J]])
73+
; CHECK-NEXT: [[I_GE_J:%.*]] = icmp samesign uge i32 [[I]], [[J]]
74+
; CHECK-NEXT: ret i1 [[I_GE_J]]
75+
;
76+
%i.sgt.j = icmp sgt i32 %i, %j
77+
call void @llvm.assume(i1 %i.sgt.j)
78+
%i.ge.j = icmp samesign uge i32 %i, %j
79+
ret i1 %i.ge.j
80+
}
81+
82+
define i32 @gt_implies_sge_dominating(i32 %a, i32 %len) {
83+
; CHECK-LABEL: define i32 @gt_implies_sge_dominating(
84+
; CHECK-SAME: i32 [[A:%.*]], i32 [[LEN:%.*]]) {
85+
; CHECK-NEXT: [[ENTRY:.*:]]
86+
; CHECK-NEXT: [[A_GT_LEN:%.*]] = icmp samesign ugt i32 [[A]], [[LEN]]
87+
; CHECK-NEXT: br i1 [[A_GT_LEN]], label %[[TAKEN:.*]], label %[[END:.*]]
88+
; CHECK: [[TAKEN]]:
89+
; CHECK-NEXT: [[A_SGE_LEN:%.*]] = icmp sge i32 [[A]], [[LEN]]
90+
; CHECK-NEXT: [[RES:%.*]] = select i1 [[A_SGE_LEN]], i32 30, i32 0
91+
; CHECK-NEXT: ret i32 [[RES]]
92+
; CHECK: [[END]]:
93+
; CHECK-NEXT: ret i32 -1
94+
;
95+
entry:
96+
%a.gt.len = icmp samesign ugt i32 %a, %len
97+
br i1 %a.gt.len, label %taken, label %end
98+
99+
taken:
100+
%a.sge.len = icmp sge i32 %a, %len
101+
%res = select i1 %a.sge.len, i32 30, i32 0
102+
ret i32 %res
103+
104+
end:
105+
ret i32 -1
106+
}
107+
108+
define i32 @gt_implies_sge_dominating_cr(i32 %a, i32 %len) {
109+
; CHECK-LABEL: define i32 @gt_implies_sge_dominating_cr(
110+
; CHECK-SAME: i32 [[A:%.*]], i32 [[LEN:%.*]]) {
111+
; CHECK-NEXT: [[ENTRY:.*:]]
112+
; CHECK-NEXT: [[A_GT_20:%.*]] = icmp samesign ugt i32 [[A]], 20
113+
; CHECK-NEXT: br i1 [[A_GT_20]], label %[[TAKEN:.*]], label %[[END:.*]]
114+
; CHECK: [[TAKEN]]:
115+
; CHECK-NEXT: [[A_SGE_10:%.*]] = icmp sge i32 [[A]], 10
116+
; CHECK-NEXT: [[RES:%.*]] = select i1 [[A_SGE_10]], i32 30, i32 0
117+
; CHECK-NEXT: ret i32 [[RES]]
118+
; CHECK: [[END]]:
119+
; CHECK-NEXT: ret i32 -1
120+
;
121+
entry:
122+
%a.gt.20 = icmp samesign ugt i32 %a, 20
123+
br i1 %a.gt.20, label %taken, label %end
124+
125+
taken:
126+
%a.sge.10 = icmp sge i32 %a, 10
127+
%res = select i1 %a.sge.10, i32 30, i32 0
128+
ret i32 %res
129+
130+
end:
131+
ret i32 -1
132+
}
133+
134+
define i32 @sgt_implies_ge_dominating_cr(i32 %a, i32 %len) {
135+
; CHECK-LABEL: define i32 @sgt_implies_ge_dominating_cr(
136+
; CHECK-SAME: i32 [[A:%.*]], i32 [[LEN:%.*]]) {
137+
; CHECK-NEXT: [[ENTRY:.*:]]
138+
; CHECK-NEXT: [[A_SGT_MINUS_10:%.*]] = icmp sgt i32 [[A]], -10
139+
; CHECK-NEXT: br i1 [[A_SGT_MINUS_10]], label %[[TAKEN:.*]], label %[[END:.*]]
140+
; CHECK: [[TAKEN]]:
141+
; CHECK-NEXT: [[A_GE_MINUS_20:%.*]] = icmp samesign uge i32 [[A]], -20
142+
; CHECK-NEXT: [[RES:%.*]] = select i1 [[A_GE_MINUS_20]], i32 30, i32 0
143+
; CHECK-NEXT: ret i32 [[RES]]
144+
; CHECK: [[END]]:
145+
; CHECK-NEXT: ret i32 -1
146+
;
147+
entry:
148+
%a.sgt.minus.10 = icmp sgt i32 %a, -10
149+
br i1 %a.sgt.minus.10, label %taken, label %end
150+
151+
taken:
152+
%a.ge.minus.20 = icmp samesign uge i32 %a, -20
153+
%res = select i1 %a.ge.minus.20, i32 30, i32 0
154+
ret i32 %res
155+
156+
end:
157+
ret i32 -1
158+
}
159+
160+
define i32 @gt_sub_nsw(i32 %x, i32 %y) {
161+
; CHECK-LABEL: define i32 @gt_sub_nsw(
162+
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
163+
; CHECK-NEXT: [[ENTRY:.*:]]
164+
; CHECK-NEXT: [[X_GT_Y:%.*]] = icmp samesign ugt i32 [[X]], [[Y]]
165+
; CHECK-NEXT: br i1 [[X_GT_Y]], label %[[TAKEN:.*]], label %[[END:.*]]
166+
; CHECK: [[TAKEN]]:
167+
; CHECK-NEXT: [[SUB:%.*]] = sub nsw i32 [[X]], [[Y]]
168+
; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[SUB]], 1
169+
; CHECK-NEXT: [[NEG:%.*]] = xor i32 [[SUB]], -1
170+
; CHECK-NEXT: [[ABSCOND:%.*]] = icmp samesign ult i32 [[SUB]], -1
171+
; CHECK-NEXT: [[ABS:%.*]] = select i1 [[ABSCOND]], i32 [[NEG]], i32 [[ADD]]
172+
; CHECK-NEXT: ret i32 [[ABS]]
173+
; CHECK: [[END]]:
174+
; CHECK-NEXT: ret i32 0
175+
;
176+
entry:
177+
%x.gt.y = icmp samesign ugt i32 %x, %y
178+
br i1 %x.gt.y, label %taken, label %end
179+
180+
taken:
181+
%sub = sub nsw i32 %x, %y
182+
%add = add nsw i32 %sub, 1
183+
%neg = xor i32 %sub, -1
184+
%abscond = icmp samesign ult i32 %sub, -1
185+
%abs = select i1 %abscond, i32 %neg, i32 %add
186+
ret i32 %abs
187+
188+
end:
189+
ret i32 0
190+
}
191+
192+
define i32 @ge_sub_nsw(i32 %x, i32 %y) {
193+
; CHECK-LABEL: define i32 @ge_sub_nsw(
194+
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
195+
; CHECK-NEXT: [[ENTRY:.*:]]
196+
; CHECK-NEXT: [[X_GE_Y:%.*]] = icmp samesign uge i32 [[X]], [[Y]]
197+
; CHECK-NEXT: br i1 [[X_GE_Y]], label %[[TAKEN:.*]], label %[[END:.*]]
198+
; CHECK: [[TAKEN]]:
199+
; CHECK-NEXT: [[SUB:%.*]] = sub nsw i32 [[X]], [[Y]]
200+
; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[SUB]], 1
201+
; CHECK-NEXT: [[NEG:%.*]] = xor i32 [[SUB]], -1
202+
; CHECK-NEXT: [[ABSCOND:%.*]] = icmp samesign ult i32 [[SUB]], -1
203+
; CHECK-NEXT: [[ABS:%.*]] = select i1 [[ABSCOND]], i32 [[NEG]], i32 [[ADD]]
204+
; CHECK-NEXT: ret i32 [[ABS]]
205+
; CHECK: [[END]]:
206+
; CHECK-NEXT: ret i32 0
207+
;
208+
entry:
209+
%x.ge.y = icmp samesign uge i32 %x, %y
210+
br i1 %x.ge.y, label %taken, label %end
211+
212+
taken:
213+
%sub = sub nsw i32 %x, %y
214+
%add = add nsw i32 %sub, 1
215+
%neg = xor i32 %sub, -1
216+
%abscond = icmp samesign ult i32 %sub, -1
217+
%abs = select i1 %abscond, i32 %neg, i32 %add
218+
ret i32 %abs
219+
220+
end:
221+
ret i32 0
222+
}

0 commit comments

Comments
 (0)