Skip to content

Commit 9bd03b4

Browse files
committed
Avoid affecting unrelated test cases
1 parent 1d76bf9 commit 9bd03b4

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

llvm/test/CodeGen/AArch64/arm64-jumptable.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,7 +18,7 @@ bb3:
1818
bb4:
1919
br label %exit.sink.split
2020
exit.sink.split:
21-
%.sink = phi i32 [ 5, %bb4 ], [ %b, %bb1 ], [ 3, %bb3 ], [ %a, %entry ]
21+
%.sink = phi i32 [ 5, %bb4 ], [ %b, %bb1 ], [ 7, %bb3 ], [ %a, %entry ]
2222
store i32 %.sink, ptr %to
2323
br label %exit
2424
exit:

llvm/test/Transforms/SimplifyCFG/Hexagon/switch-to-lookup-table.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -43,7 +43,7 @@ define i32 @foo(i32 %x) #0 section ".tcm_text" {
4343
; DISABLE: sw.default:
4444
; DISABLE-NEXT: br label [[RETURN]]
4545
; DISABLE: return:
46-
; DISABLE-NEXT: [[RETVAL_0:%.*]] = phi i32 [ 19, [[SW_DEFAULT]] ], [ 5, [[SW_BB5]] ], [ 12, [[SW_BB4]] ], [ 22, [[SW_BB3]] ], [ 14, [[SW_BB2]] ], [ 20, [[SW_BB1]] ], [ 9, [[ENTRY:%.*]] ]
46+
; DISABLE-NEXT: [[RETVAL_0:%.*]] = phi i32 [ 19, [[SW_DEFAULT]] ], [ 33, [[SW_BB5]] ], [ 12, [[SW_BB4]] ], [ 22, [[SW_BB3]] ], [ 14, [[SW_BB2]] ], [ 20, [[SW_BB1]] ], [ 9, [[ENTRY:%.*]] ]
4747
; DISABLE-NEXT: ret i32 [[RETVAL_0]]
4848
;
4949
entry:
@@ -81,7 +81,7 @@ sw.bb4: ; preds = %entry
8181
br label %return
8282

8383
sw.bb5: ; preds = %entry
84-
store i32 5, ptr %retval, align 4
84+
store i32 33, ptr %retval, align 4
8585
br label %return
8686

8787
sw.default: ; preds = %entry

0 commit comments

Comments
 (0)