Skip to content

Commit a12ced5

Browse files
committed
Trivial last-minute comment fix
1 parent 378e392 commit a12ced5

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/AArch64/AArch64InstrInfo.td

+1-1
Original file line numberDiff line numberDiff line change
@@ -1969,7 +1969,7 @@ let Predicates = [HasPAuth] in {
19691969
// As the check requires either x16 or x17 as a scratch register and
19701970
// authenticated tail call instructions have two register operands,
19711971
// make sure at least one register is usable as a scratch one - for that
1972-
// purpose, use tcGPRnotx16x17 register class for the second operand.
1972+
// purpose, use tcGPRnotx16x17 register class for one of the operands.
19731973
let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, Size = 16,
19741974
Uses = [SP] in {
19751975
def AUTH_TCRETURN

0 commit comments

Comments
 (0)