Skip to content

Commit ab49ccd

Browse files
committed
static_cast
1 parent e1a8754 commit ab49ccd

File tree

2 files changed

+7
-1
lines changed

2 files changed

+7
-1
lines changed

llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2823,7 +2823,7 @@ void AsmPrinter::emitJumpTableSizesSection(const MachineJumpTableInfo *MJTI,
28232823

28242824
if (isElf) {
28252825
MCSymbolELF *LinkedToSym = dyn_cast<MCSymbolELF>(CurrentFnSym);
2826-
int Flags = F.hasComdat() ? (int)ELF::SHF_GROUP : 0;
2826+
int Flags = F.hasComdat() ? static_cast<int>(ELF::SHF_GROUP) : 0;
28272827

28282828
JumpTableSizesSection = OutContext.getELFSection(
28292829
sectionName, ELF::SHT_LLVM_JT_SIZES, Flags, 0, GroupName, F.hasComdat(),

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -29975,8 +29975,14 @@ static SDValue LowerShift(SDValue Op, const X86Subtarget &Subtarget,
2997529975
MVT::getVectorVT(NarrowScalarVT, WideNumElts), dl, AmtWideElts);
2997629976
AmtWide = DAG.getZExtOrTrunc(AmtWide, dl, WideVT);
2997729977
// Perform the actual shift.
29978+
<<<<<<< HEAD
2997829979
unsigned LogicalOpc = Opc == ISD::SRA ? ISD::SRL : Opc;
2997929980
SDValue ShiftedR = DAG.getNode(LogicalOpc, dl, WideVT, RWide, AmtWide);
29981+
=======
29982+
unsigned LogicalOpc =
29983+
Opc == ISD::SRA ? static_cast<unsigned>(ISD::SRL) : Opc;
29984+
SDValue ShiftedR = DAG.getNode(LogicalOpc, dl, VT16, R16, Amt16);
29985+
>>>>>>> ae2283c2c014 (static_cast)
2998029986
// Now we need to construct a mask which will "drop" bits that get
2998129987
// shifted past the LSB/MSB. For a logical shift left, it will look
2998229988
// like:

0 commit comments

Comments
 (0)