@@ -58,27 +58,27 @@ func.func @vector_load_i4_dynamic(%arg0 : index, %arg1 : index, %arg2 : index, %
58
58
%1 = vector.load %0 [%arg2 , %arg3 ] : memref <?x?xi4 >, vector <8 xi4 >
59
59
return %1 : vector <8 xi4 >
60
60
}
61
- // CHECK-DAG: #[[MAP0:.+]] = affine_map<()[s0, s1, s2 ] -> ((s0 * s1) floordiv 2, s2 floordiv 2)>
61
+ // CHECK-DAG: #[[MAP0:.+]] = affine_map<()[s0, s1] -> ((s0 * s1) floordiv 2, s0 floordiv 2)>
62
62
// CHECK-DAG: #[[MAP1:.+]] = affine_map<()[s0, s1, s2] -> ((s2 + s0 * s1) floordiv 2)>
63
63
// CHECK: func.func @vector_load_i4_dynamic(
64
64
// CHECK-SAME: %[[ARG0:[a-zA-Z0-9_]+]]: index
65
65
// CHECK-SAME: %[[ARG1:[a-zA-Z0-9_]+]]: index
66
66
// CHECK-SAME: %[[ARG2:[a-zA-Z0-9_]+]]: index
67
67
// CHECK-SAME: %[[ARG3:[a-zA-Z0-9_]+]]: index
68
- // CHECK: %[[SIZE:.+]] = affine.max #[[MAP0]]()[%[[ARG1]], %[[ARG0]], %[[ARG1]] ]
68
+ // CHECK: %[[SIZE:.+]] = affine.max #[[MAP0]]()[%[[ARG1]], %[[ARG0]]]
69
69
// CHECK: %[[ALLOC:.+]] = memref.alloc(%[[SIZE]]) : memref<?xi8>
70
70
// CHECK: %[[INDEX:.+]] = affine.apply #[[MAP1]]()[%[[ARG2]], %[[ARG1]], %[[ARG3]]]
71
71
// CHECK: %[[VEC:.+]] = vector.load %[[ALLOC]][%[[INDEX]]] : memref<?xi8>, vector<4xi8>
72
72
// CHECK: %[[VEC_I4:.+]] = vector.bitcast %[[VEC]] : vector<4xi8> to vector<8xi4>
73
73
74
- // CHECK32-DAG: #[[MAP0:.+]] = affine_map<()[s0, s1, s2 ] -> ((s0 * s1) floordiv 8, s2 floordiv 8)>
74
+ // CHECK32-DAG: #[[MAP0:.+]] = affine_map<()[s0, s1] -> ((s0 * s1) floordiv 8, s0 floordiv 8)>
75
75
// CHECK32-DAG: #[[MAP1:.+]] = affine_map<()[s0, s1, s2] -> ((s2 + s0 * s1) floordiv 8)>
76
76
// CHECK32: func.func @vector_load_i4_dynamic(
77
77
// CHECK32-SAME: %[[ARG0:[a-zA-Z0-9_]+]]: index
78
78
// CHECK32-SAME: %[[ARG1:[a-zA-Z0-9_]+]]: index
79
79
// CHECK32-SAME: %[[ARG2:[a-zA-Z0-9_]+]]: index
80
80
// CHECK32-SAME: %[[ARG3:[a-zA-Z0-9_]+]]: index
81
- // CHECK32: %[[SIZE:.+]] = affine.max #[[MAP0]]()[%[[ARG1]], %[[ARG0]], %[[ARG1]] ]
81
+ // CHECK32: %[[SIZE:.+]] = affine.max #[[MAP0]]()[%[[ARG1]], %[[ARG0]]]
82
82
// CHECK32: %[[ALLOC:.+]] = memref.alloc(%[[SIZE]]) : memref<?xi32>
83
83
// CHECK32: %[[INDEX:.+]] = affine.apply #[[MAP1]]()[%[[ARG2]], %[[ARG1]], %[[ARG3]]]
84
84
// CHECK32: %[[VEC:.+]] = vector.load %[[ALLOC]][%[[INDEX]]] : memref<?xi32>, vector<1xi32>
@@ -450,29 +450,29 @@ func.func @vector_store_i4_dynamic(%arg0: vector<8xi4>, %arg1: index, %arg2: ind
450
450
return
451
451
}
452
452
453
- // CHECK-DAG: #[[MAP:.+]] = affine_map<()[s0, s1, s2 ] -> ((s0 * s1) floordiv 2, s2 floordiv 2)>
453
+ // CHECK-DAG: #[[MAP:.+]] = affine_map<()[s0, s1] -> ((s0 * s1) floordiv 2, s0 floordiv 2)>
454
454
// CHECK-DAG: #[[MAP1:.+]] = affine_map<()[s0, s1, s2] -> ((s2 + s0 * s1) floordiv 2)>
455
455
// CHECK: func @vector_store_i4_dynamic
456
456
// CHECK-SAME: %[[ARG0:[a-zA-Z0-9]+]]: vector<8xi4>
457
457
// CHECK-SAME: %[[ARG1:[a-zA-Z0-9]+]]: index
458
458
// CHECK-SAME: %[[ARG2:[a-zA-Z0-9]+]]: index
459
459
// CHECK-SAME: %[[ARG3:[a-zA-Z0-9]+]]: index
460
460
// CHECK-SAME: %[[ARG4:[a-zA-Z0-9]+]]: index
461
- // CHECK: %[[SIZE:.+]] = affine.max #[[MAP]]()[%[[ARG2]], %[[ARG1]], %[[ARG2]] ]
461
+ // CHECK: %[[SIZE:.+]] = affine.max #[[MAP]]()[%[[ARG2]], %[[ARG1]]]
462
462
// CHECK: %[[ALLOC:.+]] = memref.alloc(%[[SIZE]]) : memref<?xi8>
463
463
// CHECK: %[[INDEX:.+]] = affine.apply #[[MAP1]]()[%[[ARG3]], %[[ARG2]], %[[ARG4]]]
464
464
// CHECK: %[[VEC_I8:.+]] = vector.bitcast %[[ARG0]] : vector<8xi4> to vector<4xi8>
465
465
// CHECK: vector.store %[[VEC_I8:.+]], %[[ALLOC:.+]][%[[INDEX:.+]]] : memref<?xi8>, vector<4xi8>
466
466
467
- // CHECK32-DAG: #[[MAP:.+]] = affine_map<()[s0, s1, s2 ] -> ((s0 * s1) floordiv 8, s2 floordiv 8)>
467
+ // CHECK32-DAG: #[[MAP:.+]] = affine_map<()[s0, s1] -> ((s0 * s1) floordiv 8, s0 floordiv 8)>
468
468
// CHECK32-DAG: #[[MAP1:.+]] = affine_map<()[s0, s1, s2] -> ((s2 + s0 * s1) floordiv 8)>
469
469
// CHECK32: func @vector_store_i4_dynamic
470
470
// CHECK32-SAME: %[[ARG0:[a-zA-Z0-9]+]]: vector<8xi4>
471
471
// CHECK32-SAME: %[[ARG1:[a-zA-Z0-9]+]]: index
472
472
// CHECK32-SAME: %[[ARG2:[a-zA-Z0-9]+]]: index
473
473
// CHECK32-SAME: %[[ARG3:[a-zA-Z0-9]+]]: index
474
474
// CHECK32-SAME: %[[ARG4:[a-zA-Z0-9]+]]: index
475
- // CHECK32: %[[SIZE:.+]] = affine.max #[[MAP]]()[%[[ARG2]], %[[ARG1]], %[[ARG2]] ]
475
+ // CHECK32: %[[SIZE:.+]] = affine.max #[[MAP]]()[%[[ARG2]], %[[ARG1]]]
476
476
// CHECK32: %[[ALLOC:.+]] = memref.alloc(%[[SIZE]]) : memref<?xi32>
477
477
// CHECK32: %[[INDEX:.+]] = affine.apply #[[MAP1]]()[%[[ARG3]], %[[ARG2]], %[[ARG4]]]
478
478
// CHECK32: %[[VEC_I8:.+]] = vector.bitcast %[[ARG0]] : vector<8xi4> to vector<1xi32>
@@ -537,7 +537,7 @@ func.func @vector_maskedstore_i4(
537
537
// CHECK: #[[$ATTR_10:.+]] = affine_map<()[s0, s1] -> (s0 * 4 + s1 floordiv 2)>
538
538
// CHECK: #[[$ATTR_11:.+]] = affine_map<()[s0] -> (s0 ceildiv 2)>
539
539
540
- // CHECK-LABEL: func.func @vector_maskedstore_i4(
540
+ // CHECK: func.func @vector_maskedstore_i4(
541
541
// CHECK-SAME: %[[IDX_1:[a-zA-Z0-9]+]]: index,
542
542
// CHECK-SAME: %[[IDX_2:[a-zA-Z0-9]+]]: index,
543
543
// CHECK-SAME: %[[NUM_EL_TO_STORE:[a-zA-Z0-9]+]]: index,
@@ -557,7 +557,7 @@ func.func @vector_maskedstore_i4(
557
557
// CHECK32: #[[$ATTR_17:.+]] = affine_map<()[s0, s1] -> (s0 + s1 floordiv 8)>
558
558
// CHECK32: #[[$ATTR_18:.+]] = affine_map<()[s0] -> (s0 ceildiv 8)>
559
559
560
- // CHECK32-LABEL: func.func @vector_maskedstore_i4(
560
+ // CHECK32: func.func @vector_maskedstore_i4(
561
561
// CHECK32-SAME: %[[IDX_1:[a-zA-Z0-9]+]]: index,
562
562
// CHECK32-SAME: %[[IDX_2:[a-zA-Z0-9]+]]: index,
563
563
// CHECK32-SAME: %[[NUM_EL_TO_STORE:[a-zA-Z0-9]+]]: index,
@@ -623,7 +623,7 @@ func.func @vector_maskedstore_i4_constant_mask(
623
623
}
624
624
625
625
// CHECK: #[[$ATTR_12:.+]] = affine_map<()[s0, s1] -> (s0 * 4 + s1 floordiv 2)>
626
- // CHECK-LABEL: func.func @vector_maskedstore_i4_constant_mask(
626
+ // CHECK: func.func @vector_maskedstore_i4_constant_mask(
627
627
// CHECK-SAME: %[[IDX_1:[a-zA-Z0-9]+]]: index,
628
628
// CHECK-SAME: %[[IDX_2:[a-zA-Z0-9]+]]: index,
629
629
// CHECK-SAME: %[[VAL_TO_STORE:[a-zA-Z0-9]+]]: vector<8xi4>) {
@@ -639,7 +639,7 @@ func.func @vector_maskedstore_i4_constant_mask(
639
639
// CHECK: vector.maskedstore %[[ALLOC]]{{\[}}%[[LIDX]]], %[[NEW_MASK]], %[[NEW_VAL]] : memref<12xi8>, vector<4xi1>, vector<4xi8>
640
640
641
641
// CHECK32: #[[$ATTR_20:.+]] = affine_map<()[s0, s1] -> (s0 + s1 floordiv 8)>
642
- // CHECK32-LABEL: func.func @vector_maskedstore_i4_constant_mask(
642
+ // CHECK32: func.func @vector_maskedstore_i4_constant_mask(
643
643
// CHECK32-SAME: %[[IDX_1:[a-zA-Z0-9]+]]: index,
644
644
// CHECK32-SAME: %[[IDX_2:[a-zA-Z0-9]+]]: index,
645
645
// CHECK32-SAME: %[[VAL_TO_STORE:[a-zA-Z0-9]+]]: vector<8xi4>) {
0 commit comments