Skip to content

Commit c132bd6

Browse files
committed
[RISCV] Add test for vmv.s.x of an immediate into a zeroinitializer vector. NFC
The immediate version of ffaaace
1 parent 2b7fe90 commit c132bd6

File tree

1 file changed

+16
-0
lines changed

1 file changed

+16
-0
lines changed

llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -772,3 +772,19 @@ define <vscale x 4 x i32> @insertelt_nxv4i32_zeroinitializer_0(i32 %x) {
772772
%v = insertelement <vscale x 4 x i32> zeroinitializer, i32 %x, i64 0
773773
ret <vscale x 4 x i32> %v
774774
}
775+
776+
define <vscale x 4 x i32> @insertelt_imm_nxv4i32_zeroinitializer_0(i32 %x) {
777+
; CHECK-LABEL: insertelt_imm_nxv4i32_zeroinitializer_0:
778+
; CHECK: # %bb.0:
779+
; CHECK-NEXT: vsetvli a0, zero, e32, m1, ta, ma
780+
; CHECK-NEXT: vmv.v.i v10, 0
781+
; CHECK-NEXT: li a0, 42
782+
; CHECK-NEXT: vsetvli zero, zero, e32, m1, tu, ma
783+
; CHECK-NEXT: vmv.s.x v10, a0
784+
; CHECK-NEXT: vsetvli a0, zero, e32, m2, ta, ma
785+
; CHECK-NEXT: vmv.v.i v8, 0
786+
; CHECK-NEXT: vmv1r.v v8, v10
787+
; CHECK-NEXT: ret
788+
%v = insertelement <vscale x 4 x i32> zeroinitializer, i32 42, i64 0
789+
ret <vscale x 4 x i32> %v
790+
}

0 commit comments

Comments
 (0)