We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent dc21436 commit c8079d7Copy full SHA for c8079d7
llvm/lib/CodeGen/StackSlotColoring.cpp
@@ -155,8 +155,8 @@ namespace {
155
AU.addPreserved<MachineBlockFrequencyInfo>();
156
AU.addPreservedID(MachineDominatorsID);
157
158
- // As in some Target's pipeline, register allocation (RA) might be
159
- // splitted into multiple phases based on register class. So, this pass
+ // In some Target's pipeline, register allocation (RA) might be
+ // split into multiple phases based on register class. So, this pass
160
// may be invoked multiple times requiring it to save these analyses to be
161
// used by RA later.
162
AU.addPreserved<LiveIntervals>();
0 commit comments