@@ -144,9 +144,6 @@ class SPIRVInstructionSelector : public InstructionSelector {
144
144
bool selectAddrSpaceCast (Register ResVReg, const SPIRVType *ResType ,
145
145
MachineInstr &I) const ;
146
146
147
- bool selectAll (Register ResVReg, const SPIRVType *ResType ,
148
- MachineInstr &I) const ;
149
-
150
147
bool selectBitreverse (Register ResVReg, const SPIRVType *ResType ,
151
148
MachineInstr &I) const ;
152
149
@@ -1158,20 +1155,6 @@ static unsigned getBoolCmpOpcode(unsigned PredNum) {
1158
1155
}
1159
1156
}
1160
1157
1161
- bool SPIRVInstructionSelector::selectAll (Register ResVReg,
1162
- const SPIRVType *ResType ,
1163
- MachineInstr &I) const {
1164
- assert (I.getNumOperands () == 3 );
1165
- assert (I.getOperand (2 ).isReg ());
1166
-
1167
- MachineBasicBlock &BB = *I.getParent ();
1168
- return BuildMI (BB, I, I.getDebugLoc (), TII.get (SPIRV::OpAll))
1169
- .addDef (ResVReg)
1170
- .addUse (GR.getSPIRVTypeID (ResType ))
1171
- .addUse (I.getOperand (2 ).getReg ())
1172
- .constrainAllUses (TII, TRI, RBI);
1173
- }
1174
-
1175
1158
bool SPIRVInstructionSelector::selectBitreverse (Register ResVReg,
1176
1159
const SPIRVType *ResType ,
1177
1160
MachineInstr &I) const {
@@ -1802,8 +1785,6 @@ bool SPIRVInstructionSelector::selectIntrinsic(Register ResVReg,
1802
1785
break ;
1803
1786
case Intrinsic::spv_thread_id:
1804
1787
return selectSpvThreadId (ResVReg, ResType , I);
1805
- case Intrinsic::spv_all:
1806
- return selectAll (ResVReg, ResType , I);
1807
1788
case Intrinsic::spv_lifetime_start:
1808
1789
case Intrinsic::spv_lifetime_end: {
1809
1790
unsigned Op = IID == Intrinsic::spv_lifetime_start ? SPIRV::OpLifetimeStart
0 commit comments