We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent dec4cfd commit f5815b9Copy full SHA for f5815b9
llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
@@ -2312,10 +2312,10 @@ class BoUpSLP {
2312
assert((empty() || VL.size() == getNumLanes()) &&
2313
"Expected same number of lanes");
2314
assert(isa<Instruction>(VL[0]) && "Expected instruction");
2315
- unsigned NumOperands = cast<Instruction>(VL[0])->getNumOperands();
2316
constexpr unsigned IntrinsicNumOperands = 2;
2317
- if (isa<IntrinsicInst>(VL[0]))
2318
- NumOperands = IntrinsicNumOperands;
+ unsigned NumOperands = isa<IntrinsicInst>(VL[0])
+ ? IntrinsicNumOperands
+ : cast<Instruction>(VL[0])->getNumOperands();
2319
OpsVec.resize(NumOperands);
2320
unsigned NumLanes = VL.size();
2321
for (unsigned OpIdx = 0; OpIdx != NumOperands; ++OpIdx) {
0 commit comments