We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c347ad2 commit 940108bCopy full SHA for 940108b
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
@@ -2081,13 +2081,11 @@ void AMDGPUCodeGenPassBuilder::addCodeGenPrepare(AddIRPass &addPass) const {
2081
2082
void AMDGPUCodeGenPassBuilder::addPreISel(AddIRPass &addPass) const {
2083
2084
- if (TM.getOptLevel() > CodeGenOptLevel::None)
+ if (TM.getOptLevel() > CodeGenOptLevel::None) {
2085
addPass(FlattenCFGPass());
2086
-
2087
2088
addPass(SinkingPass());
2089
2090
- addPass(AMDGPULateCodeGenPreparePass(TM));
+ addPass(AMDGPULateCodeGenPreparePass(TM));
+ }
2091
2092
// Merge divergent exit nodes. StructurizeCFG won't recognize the multi-exit
2093
// regions formed by them.
0 commit comments