Skip to content

Commit 4edd5d1

Browse files
committed
fixed typos and made verifications
1 parent eb79527 commit 4edd5d1

File tree

2 files changed

+2
-3
lines changed
  • DirectProgramming/C++SYCL_FPGA/Tutorials

2 files changed

+2
-3
lines changed

DirectProgramming/C++SYCL_FPGA/Tutorials/DesignPatterns/zero_copy_data_transfer/README.md

-1
Original file line numberDiff line numberDiff line change
@@ -176,7 +176,6 @@ Locate `report.html` in the `zero_copy_data_transfer_report.prj/reports/` direct
176176
```
177177
set CL_CONTEXT_MPSIM_DEVICE_INTELFPGA=1
178178
zero_copy_data_transfer.fpga_sim.exe
179-
set CL_CONTEXT_MPSIM_DEVICE_INTELFPGA=
180179
```
181180
3. Run the sample on the FPGA device:
182181
```

DirectProgramming/C++SYCL_FPGA/Tutorials/Features/printf/README.md

+2-2
Original file line numberDiff line numberDiff line change
@@ -195,8 +195,8 @@ From the report, you can find the compilation information of the design and the
195195
```
196196
2. Run the sample on the FPGA simulator:
197197
```
198-
./printf.fpga_sim (Linux)
199-
printf.fpga_sim.exe (Windows)
198+
CL_CONTEXT_MPSIM_DEVICE_INTELFPGA=1 ./printf.fpga_sim (Linux)
199+
CL_CONTEXT_MPSIM_DEVICE_INTELFPGA=1 printf.fpga_sim.exe (Windows)
200200
```
201201
3. Run the sample on the FPGA device:
202202
```

0 commit comments

Comments
 (0)