Skip to content
This repository was archived by the owner on Feb 5, 2019. It is now read-only.

Commit ef2fcbd

Browse files
committed
Fix spelling mistake in comments. NFCI.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@337442 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent 62b518b commit ef2fcbd

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

lib/Target/X86/X86InstrSSE.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -724,7 +724,7 @@ let Predicates = [UseSSE1] in {
724724
(MOVLPSmr addr:$src1, VR128:$src2)>;
725725

726726
// This pattern helps select MOVLPS on SSE1 only targets. With SSE2 we'll
727-
// end up with a movsd or bleand instead of shufp.
727+
// end up with a movsd or blend instead of shufp.
728728
// No need for aligned load, we're only loading 64-bits.
729729
def : Pat<(X86Shufp (loadv4f32 addr:$src2), VR128:$src1, (i8 -28)),
730730
(MOVLPSrm VR128:$src1, addr:$src2)>;
@@ -780,7 +780,7 @@ let Predicates = [UseAVX] in {
780780

781781
let Predicates = [UseSSE1] in {
782782
// This pattern helps select MOVHPS on SSE1 only targets. With SSE2 we'll
783-
// end up with a movsd or bleand instead of shufp.
783+
// end up with a movsd or blend instead of shufp.
784784
// No need for aligned load, we're only loading 64-bits.
785785
def : Pat<(X86Movlhps VR128:$src1, (loadv4f32 addr:$src2)),
786786
(MOVHPSrm VR128:$src1, addr:$src2)>;

0 commit comments

Comments
 (0)