We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 0e98766 commit d80ce21Copy full SHA for d80ce21
src/tools/compiletest/src/directive-list.rs
@@ -163,6 +163,7 @@ const KNOWN_DIRECTIVE_NAMES: &[&str] = &[
163
"normalize-stderr-32bit",
164
"normalize-stderr-64bit",
165
"normalize-stderr-test",
166
+ "normalize-stdout",
167
"normalize-stdout-test",
168
"only-16bit",
169
"only-32bit",
tests/ui/codegen/target-cpus.rs
@@ -1,3 +1,9 @@
1
//@ needs-llvm-components: webassembly
2
//@ compile-flags: --print=target-cpus --target=wasm32-unknown-unknown
3
//@ check-pass
4
+
5
+// LLVM at HEAD has added support for the `lime1` CPU. Remove it from the
6
+// output so that the stdout with LLVM-at-HEAD matches the output of the LLVM
7
+// versions currently used by default.
8
+// FIXME: Once Rust upgrades to LLVM 20, remove this.
9
+//@ normalize-stdout-test: "(?m)^ *lime1\n" -> ""
0 commit comments