Open
Description
verilog-eval/dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv
Lines 71 to 81 in c498220
The output port names are Y2 and Y4, not Y1 and Y3, so even if the solution code is provided, it cannot be compiled due to a compile error. Please check.
Metadata
Metadata
Assignees
Labels
No labels