@@ -216,35 +216,46 @@ define <16 x i8> @uniform_masked_load_ptr1_mask_v16i8(ptr addrspace(1) inreg noc
216
216
; GFX942: ; %bb.0: ; %entry
217
217
; GFX942-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
218
218
; GFX942-NEXT: v_and_b32_e32 v0, 1, v0
219
- ; GFX942-NEXT: v_mov_b32_e32 v16, 0
220
219
; GFX942-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
221
- ; GFX942-NEXT: v_mov_b32_e32 v17, v16
222
- ; GFX942-NEXT: v_mov_b32_e32 v18, v16
223
- ; GFX942-NEXT: v_mov_b32_e32 v19, v16
220
+ ; GFX942-NEXT: v_mov_b32_e32 v15, 0
221
+ ; GFX942-NEXT: v_mov_b32_e32 v16, 0
222
+ ; GFX942-NEXT: v_mov_b32_e32 v1, 0
223
+ ; GFX942-NEXT: v_mov_b32_e32 v2, 0
224
+ ; GFX942-NEXT: v_mov_b32_e32 v3, 0
225
+ ; GFX942-NEXT: v_mov_b32_e32 v17, 0
226
+ ; GFX942-NEXT: v_mov_b32_e32 v5, 0
227
+ ; GFX942-NEXT: v_mov_b32_e32 v6, 0
228
+ ; GFX942-NEXT: v_mov_b32_e32 v7, 0
229
+ ; GFX942-NEXT: v_mov_b32_e32 v18, 0
230
+ ; GFX942-NEXT: v_mov_b32_e32 v9, 0
231
+ ; GFX942-NEXT: v_mov_b32_e32 v10, 0
232
+ ; GFX942-NEXT: v_mov_b32_e32 v11, 0
233
+ ; GFX942-NEXT: v_mov_b32_e32 v19, 0
234
+ ; GFX942-NEXT: v_mov_b32_e32 v13, 0
235
+ ; GFX942-NEXT: v_mov_b32_e32 v14, 0
224
236
; GFX942-NEXT: s_and_saveexec_b64 s[2:3], vcc
225
237
; GFX942-NEXT: s_cbranch_execz .LBB8_2
226
238
; GFX942-NEXT: ; %bb.1: ; %cond.load
227
- ; GFX942-NEXT: global_load_dwordx4 v[16:19], v16, s[0:1]
228
- ; GFX942-NEXT: .LBB8_2:
229
- ; GFX942-NEXT: s_or_b64 exec, exec, s[2:3]
239
+ ; GFX942-NEXT: v_mov_b32_e32 v0, 0
240
+ ; GFX942-NEXT: global_load_dwordx4 v[16:19], v0, s[0:1]
230
241
; GFX942-NEXT: s_waitcnt vmcnt(0)
231
- ; GFX942-NEXT: v_lshrrev_b64 v[20:21], 24, v[16:17]
232
- ; GFX942-NEXT: v_lshrrev_b64 v[22:23], 24, v[18:19]
233
- ; GFX942-NEXT: v_lshrrev_b32_e32 v1, 8, v16
234
- ; GFX942-NEXT: v_lshrrev_b32_e32 v2, 16, v16
235
- ; GFX942-NEXT: v_lshrrev_b32_e32 v5, 8, v17
236
- ; GFX942-NEXT: v_lshrrev_b32_e32 v6, 16, v17
237
- ; GFX942-NEXT: v_lshrrev_b32_e32 v7, 24, v17
238
- ; GFX942-NEXT: v_lshrrev_b32_e32 v9, 8, v18
239
- ; GFX942-NEXT: v_lshrrev_b32_e32 v10, 16, v18
240
- ; GFX942-NEXT: v_lshrrev_b32_e32 v13, 8, v19
241
- ; GFX942-NEXT: v_lshrrev_b32_e32 v14, 16, v19
242
242
; GFX942-NEXT: v_lshrrev_b32_e32 v15, 24, v19
243
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v14, 16, v19
244
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v13, 8, v19
245
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v11, 24, v18
246
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v10, 16, v18
247
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v9, 8, v18
248
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v7, 24, v17
249
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v6, 16, v17
250
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v5, 8, v17
251
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v3, 24, v16
252
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v2, 16, v16
253
+ ; GFX942-NEXT: v_lshrrev_b32_e32 v1, 8, v16
254
+ ; GFX942-NEXT: .LBB8_2:
255
+ ; GFX942-NEXT: s_or_b64 exec, exec, s[2:3]
243
256
; GFX942-NEXT: v_mov_b32_e32 v0, v16
244
- ; GFX942-NEXT: v_mov_b32_e32 v3, v20
245
257
; GFX942-NEXT: v_mov_b32_e32 v4, v17
246
258
; GFX942-NEXT: v_mov_b32_e32 v8, v18
247
- ; GFX942-NEXT: v_mov_b32_e32 v11, v22
248
259
; GFX942-NEXT: v_mov_b32_e32 v12, v19
249
260
; GFX942-NEXT: s_setpc_b64 s[30:31]
250
261
entry:
0 commit comments