Skip to content

Commit 977a511

Browse files
asbasb
authored
Revert "[MIRPrinter] Don't print space when there is no successor (#80143)"
This reverts commit b7738e2.
1 parent 16c4843 commit 977a511

10 files changed

+110
-117
lines changed

‎llvm/lib/CodeGen/MIRPrinter.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -694,9 +694,7 @@ void MIPrinter::print(const MachineBasicBlock &MBB) {
694694
// fallthrough.
695695
if ((!MBB.succ_empty() && !SimplifyMIR) || !canPredictProbs ||
696696
!canPredictSuccessors(MBB)) {
697-
OS.indent(2) << "successors:";
698-
if (!MBB.succ_empty())
699-
OS << " ";
697+
OS.indent(2) << "successors: ";
700698
for (auto I = MBB.succ_begin(), E = MBB.succ_end(); I != E; ++I) {
701699
if (I != MBB.succ_begin())
702700
OS << ", ";

‎llvm/test/CodeGen/AArch64/GlobalISel/uaddo-8-16-bits.mir

Lines changed: 12 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -24,7 +24,7 @@ body: |
2424
; CHECK-NEXT: G_BR %bb.1
2525
; CHECK-NEXT: {{ $}}
2626
; CHECK-NEXT: bb.1:
27-
; CHECK-NEXT: successors:
27+
; CHECK-NEXT: successors:{{ $}}
2828
; CHECK-NEXT: {{ $}}
2929
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
3030
; CHECK-NEXT: {{ $}}
@@ -78,7 +78,7 @@ body: |
7878
; CHECK-NEXT: G_BR %bb.1
7979
; CHECK-NEXT: {{ $}}
8080
; CHECK-NEXT: bb.1:
81-
; CHECK-NEXT: successors:
81+
; CHECK-NEXT: successors:{{ $}}
8282
; CHECK-NEXT: {{ $}}
8383
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
8484
; CHECK-NEXT: {{ $}}
@@ -132,7 +132,7 @@ body: |
132132
; CHECK-NEXT: G_BR %bb.1
133133
; CHECK-NEXT: {{ $}}
134134
; CHECK-NEXT: bb.1:
135-
; CHECK-NEXT: successors:
135+
; CHECK-NEXT: successors:{{ $}}
136136
; CHECK-NEXT: {{ $}}
137137
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
138138
; CHECK-NEXT: {{ $}}
@@ -204,7 +204,7 @@ body: |
204204
; CHECK-NEXT: G_BR %bb.1
205205
; CHECK-NEXT: {{ $}}
206206
; CHECK-NEXT: bb.1:
207-
; CHECK-NEXT: successors:
207+
; CHECK-NEXT: successors:{{ $}}
208208
; CHECK-NEXT: {{ $}}
209209
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
210210
; CHECK-NEXT: {{ $}}
@@ -259,7 +259,7 @@ body: |
259259
; CHECK-NEXT: G_BR %bb.1
260260
; CHECK-NEXT: {{ $}}
261261
; CHECK-NEXT: bb.1:
262-
; CHECK-NEXT: successors:
262+
; CHECK-NEXT: successors:{{ $}}
263263
; CHECK-NEXT: {{ $}}
264264
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
265265
; CHECK-NEXT: {{ $}}
@@ -315,7 +315,7 @@ body: |
315315
; CHECK-NEXT: G_BR %bb.1
316316
; CHECK-NEXT: {{ $}}
317317
; CHECK-NEXT: bb.1:
318-
; CHECK-NEXT: successors:
318+
; CHECK-NEXT: successors:{{ $}}
319319
; CHECK-NEXT: {{ $}}
320320
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
321321
; CHECK-NEXT: {{ $}}
@@ -375,7 +375,7 @@ body: |
375375
; CHECK-NEXT: G_BR %bb.1
376376
; CHECK-NEXT: {{ $}}
377377
; CHECK-NEXT: bb.1:
378-
; CHECK-NEXT: successors:
378+
; CHECK-NEXT: successors:{{ $}}
379379
; CHECK-NEXT: {{ $}}
380380
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
381381
; CHECK-NEXT: {{ $}}
@@ -510,7 +510,7 @@ body: |
510510
; CHECK-NEXT: G_BR %bb.3
511511
; CHECK-NEXT: {{ $}}
512512
; CHECK-NEXT: bb.2:
513-
; CHECK-NEXT: successors:
513+
; CHECK-NEXT: successors:{{ $}}
514514
; CHECK-NEXT: {{ $}}
515515
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
516516
; CHECK-NEXT: {{ $}}
@@ -575,7 +575,7 @@ body: |
575575
; CHECK-NEXT: G_BR %bb.1
576576
; CHECK-NEXT: {{ $}}
577577
; CHECK-NEXT: bb.1:
578-
; CHECK-NEXT: successors:
578+
; CHECK-NEXT: successors:{{ $}}
579579
; CHECK-NEXT: {{ $}}
580580
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
581581
; CHECK-NEXT: {{ $}}
@@ -632,7 +632,7 @@ body: |
632632
; CHECK-NEXT: G_BR %bb.1
633633
; CHECK-NEXT: {{ $}}
634634
; CHECK-NEXT: bb.1:
635-
; CHECK-NEXT: successors:
635+
; CHECK-NEXT: successors:{{ $}}
636636
; CHECK-NEXT: {{ $}}
637637
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
638638
; CHECK-NEXT: {{ $}}
@@ -690,7 +690,7 @@ body: |
690690
; CHECK-NEXT: G_BR %bb.1
691691
; CHECK-NEXT: {{ $}}
692692
; CHECK-NEXT: bb.1:
693-
; CHECK-NEXT: successors:
693+
; CHECK-NEXT: successors:{{ $}}
694694
; CHECK-NEXT: {{ $}}
695695
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
696696
; CHECK-NEXT: {{ $}}
@@ -781,7 +781,7 @@ body: |
781781
; CHECK-NEXT: G_BR %bb.1
782782
; CHECK-NEXT: {{ $}}
783783
; CHECK-NEXT: bb.1:
784-
; CHECK-NEXT: successors:
784+
; CHECK-NEXT: successors:{{ $}}
785785
; CHECK-NEXT: {{ $}}
786786
; CHECK-NEXT: G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)
787787
; CHECK-NEXT: {{ $}}

‎llvm/test/CodeGen/AArch64/regalloc-last-chance-recolor-with-split.mir

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -416,15 +416,15 @@ body: |
416416
; CHECK-NEXT: B %bb.14
417417
; CHECK-NEXT: {{ $}}
418418
; CHECK-NEXT: bb.14.bb86:
419-
; CHECK-NEXT: successors:
419+
; CHECK-NEXT: successors:{{ $}}
420420
; CHECK-NEXT: {{ $}}
421421
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
422422
; CHECK-NEXT: $w0 = MOVi32imm 10
423423
; CHECK-NEXT: STATEPOINT 2882400000, 0, 1, @blam, $w0, 2, 0, 2, 0, 2, 41, 2, 0, 2, 1, 2, 0, 2, 237, 2, 3, 2, 14, 2, 0, 2, 0, 2, 0, 2, 3, 2, 4278124286, 2, 3, 2, 4278124286, 2, 0, 2, 0, 2, 7, 2, 0, 2, 7, 2, 4278124286, 2, 7, 2, 4278124286, 2, 7, 2, 4278124286, 2, 7, 2, 4278124286, 2, 7, 2, 0, 2, 7, 2, 4278124286, 2, 7, 2, 0, 2, 7, 2, 4278124286, 2, 7, 2, 0, 2, 7, 2, 4278124286, 2, 0, 2, 0, 2, 7, 2, 0, 2, 1, 2, 0, 2, 0, 2, 1, 0, 0, csr_aarch64_aapcs, implicit-def $sp, implicit-def dead early-clobber $lr
424424
; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
425425
; CHECK-NEXT: {{ $}}
426426
; CHECK-NEXT: bb.15.bb90:
427-
; CHECK-NEXT: successors:
427+
; CHECK-NEXT: successors:{{ $}}
428428
; CHECK-NEXT: liveins: $fp, $w21, $x10
429429
; CHECK-NEXT: {{ $}}
430430
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
@@ -434,7 +434,7 @@ body: |
434434
; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
435435
; CHECK-NEXT: {{ $}}
436436
; CHECK-NEXT: bb.16.bb94:
437-
; CHECK-NEXT: successors:
437+
; CHECK-NEXT: successors:{{ $}}
438438
; CHECK-NEXT: {{ $}}
439439
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
440440
; CHECK-NEXT: $w0 = MOVi32imm 10

‎llvm/test/CodeGen/AArch64/tail-dup-redundant-phi.mir

Lines changed: 9 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -84,8 +84,10 @@
8484

8585
declare i8 addrspace(1)* @bar(i8 addrspace(1)*)
8686

87+
; Function Attrs: nounwind readnone
8788
declare i8 addrspace(1)* @llvm.experimental.gc.relocate.p1i8(token, i32 immarg, i32 immarg) #0
8889

90+
; Function Attrs: nounwind readnone
8991
declare i8 addrspace(1)* @llvm.experimental.gc.result.p1i8(token) #0
9092

9193
declare void @wombat(i32)
@@ -197,7 +199,7 @@ body: |
197199
; CHECK-NEXT: B %bb.2
198200
; CHECK-NEXT: {{ $}}
199201
; CHECK-NEXT: bb.2.bb1:
200-
; CHECK-NEXT: successors:
202+
; CHECK-NEXT: successors:{{ $}}
201203
; CHECK-NEXT: {{ $}}
202204
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
203205
; CHECK-NEXT: [[MOVi32imm:%[0-9]+]]:gpr32 = MOVi32imm 10
@@ -206,7 +208,7 @@ body: |
206208
; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
207209
; CHECK-NEXT: {{ $}}
208210
; CHECK-NEXT: bb.3.bb2:
209-
; CHECK-NEXT: successors:
211+
; CHECK-NEXT: successors:{{ $}}
210212
; CHECK-NEXT: {{ $}}
211213
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
212214
; CHECK-NEXT: [[MOVi32imm1:%[0-9]+]]:gpr32 = MOVi32imm 10
@@ -287,7 +289,7 @@ body: |
287289
; CHECK-NEXT: B %bb.14
288290
; CHECK-NEXT: {{ $}}
289291
; CHECK-NEXT: bb.10.bb31:
290-
; CHECK-NEXT: successors:
292+
; CHECK-NEXT: successors:{{ $}}
291293
; CHECK-NEXT: {{ $}}
292294
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
293295
; CHECK-NEXT: [[MOVi32imm2:%[0-9]+]]:gpr32 = MOVi32imm 10
@@ -296,11 +298,11 @@ body: |
296298
; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
297299
; CHECK-NEXT: {{ $}}
298300
; CHECK-NEXT: bb.11.bb35:
299-
; CHECK-NEXT: successors:
301+
; CHECK-NEXT: successors:{{ $}}
300302
; CHECK-NEXT: {{ $}}
301303
; CHECK-NEXT: {{ $}}
302304
; CHECK-NEXT: bb.13.bb40:
303-
; CHECK-NEXT: successors:
305+
; CHECK-NEXT: successors:{{ $}}
304306
; CHECK-NEXT: {{ $}}
305307
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
306308
; CHECK-NEXT: [[MOVi32imm3:%[0-9]+]]:gpr32 = MOVi32imm 10
@@ -325,7 +327,7 @@ body: |
325327
; CHECK-NEXT: B %bb.16
326328
; CHECK-NEXT: {{ $}}
327329
; CHECK-NEXT: bb.16.bb47:
328-
; CHECK-NEXT: successors:
330+
; CHECK-NEXT: successors:{{ $}}
329331
; CHECK-NEXT: {{ $}}
330332
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
331333
; CHECK-NEXT: [[MOVi32imm4:%[0-9]+]]:gpr32 = MOVi32imm 14
@@ -334,7 +336,7 @@ body: |
334336
; CHECK-NEXT: ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
335337
; CHECK-NEXT: {{ $}}
336338
; CHECK-NEXT: bb.17.bb49:
337-
; CHECK-NEXT: successors:
339+
; CHECK-NEXT: successors:{{ $}}
338340
; CHECK-NEXT: {{ $}}
339341
; CHECK-NEXT: ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
340342
; CHECK-NEXT: [[MOVi32imm5:%[0-9]+]]:gpr32 = MOVi32imm 10

‎llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-trap.mir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -15,7 +15,7 @@ body: |
1515
; GCN-NEXT: S_CBRANCH_EXECNZ %bb.2, implicit $exec
1616
; GCN-NEXT: {{ $}}
1717
; GCN-NEXT: bb.1:
18-
; GCN-NEXT: successors:
18+
; GCN-NEXT: successors: {{$}}
1919
; GCN-NEXT: {{ $}}
2020
; GCN-NEXT: G_STORE [[C]](s32), [[C1]](p1) :: (store (s8), addrspace 1)
2121
; GCN-NEXT: {{ $}}
@@ -47,7 +47,7 @@ body: |
4747
; GCN-NEXT: [[C1:%[0-9]+]]:_(p1) = G_CONSTANT i64 0
4848
; GCN-NEXT: {{ $}}
4949
; GCN-NEXT: bb.1:
50-
; GCN-NEXT: successors:
50+
; GCN-NEXT: successors: {{$}}
5151
; GCN-NEXT: {{ $}}
5252
; GCN-NEXT: G_STORE [[C]](s32), [[C1]](p1) :: (store (s8), addrspace 1)
5353
; GCN-NEXT: {{ $}}

‎llvm/test/CodeGen/ARM/constant-island-movwt.mir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -893,7 +893,7 @@ body: |
893893
# CHECK-NEXT: t2B %bb.2, 14 /* CC::al */, $noreg
894894
# CHECK-NEXT: {{^ $}}
895895
# CHECK-NEXT: bb.1 (align 4):
896-
# CHECK-NEXT: successors:
896+
# CHECK-NEXT: successors:{{ }}
897897
# CHECK-NEXT: {{^ $}}
898898
# CHECK-NEXT: CONSTPOOL_ENTRY 1, %const.0, 4
899899
# CHECK-NEXT: {{^ $}}

‎llvm/test/CodeGen/MIR/X86/unreachable-block-print.mir

Lines changed: 0 additions & 18 deletions
This file was deleted.

0 commit comments

Comments
 (0)