Skip to content

[llvm][Docs] Release note for LLDB optionally disabled regsets for RV64 #123363

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Jan 22, 2025
Merged

[llvm][Docs] Release note for LLDB optionally disabled regsets for RV64 #123363

Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
afa40f1
[llvm][Docs] Release note for LLDB optionally disabled regsets for RV64
AlexeyMerzlyakov Jan 17, 2025
503c478
Meet review comment
AlexeyMerzlyakov Jan 22, 2025
b577f33
Format RV64IMAC* configurations
AlexeyMerzlyakov Jan 22, 2025
fe00d13
Merge branch 'main' into fpr_release_notes
DavidSpickett Jan 22, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 4 additions & 2 deletions llvm/docs/ReleaseNotes.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -488,9 +488,11 @@ Changes to LLDB
that port to the connection handler processes. This means that only 2 ports need
to be opened in the firewall (one for the `lldb-server` platform, one for gdbserver connections).
In addition, due to this work, `lldb-server` now works on Windows in the server mode.

* LLDB now supports execution of user expressions for non-trivial cases for RISC-V targets, like function calls, when some code needs to be executed on the target.

* LLDB now supports execution of user expressions for non-trivial cases for RISC-V
targets, like function calls, when some code needs to be executed on the target.
* LLDB now supports optionally enabled/disabled register sets (particularly floating point registers) for RISC-V 64. This happens for targets like `RV64IMAC` or `RV64IMACV`,
that have no floating point registers. The change is applied to native debugging and core-file usage.

Changes to BOLT
---------------------------------
Expand Down
Loading