Skip to content

[SDAG] Ensure load is included in output chain of sincos expansion #140525

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
May 20, 2025
Merged
Show file tree
Hide file tree
Changes from 2 commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 6 additions & 3 deletions llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -2625,16 +2625,19 @@ bool SelectionDAG::expandMultipleResultFPLibCall(
continue;
}
MachinePointerInfo PtrInfo;
SDValue LoadResult =
getLoad(Node->getValueType(ResNo), DL, CallChain, ResultPtr, PtrInfo);
SDValue OutChain = LoadResult.getValue(1);

if (StoreSDNode *ST = ResultStores[ResNo]) {
// Replace store with the library call.
ReplaceAllUsesOfValueWith(SDValue(ST, 0), CallChain);
ReplaceAllUsesOfValueWith(SDValue(ST, 0), OutChain);
PtrInfo = ST->getPointerInfo();
} else {
PtrInfo = MachinePointerInfo::getFixedStack(
getMachineFunction(), cast<FrameIndexSDNode>(ResultPtr)->getIndex());
}
SDValue LoadResult =
getLoad(Node->getValueType(ResNo), DL, CallChain, ResultPtr, PtrInfo);

Results.push_back(LoadResult);
}

Expand Down
63 changes: 63 additions & 0 deletions llvm/test/CodeGen/X86/sincos-lifetimes-issue-140491.ll
Original file line number Diff line number Diff line change
@@ -0,0 +1,63 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --no_x86_scrub_sp --no_x86_scrub_mem_shuffle --version 5
; RUN: llc < %s | FileCheck %s

target triple = "x86_64-sie-ps5"

declare hidden void @use_ptr(ptr readonly) local_unnamed_addr

define hidden noundef i32 @sincos_stack_slot_with_lifetime(float %in) local_unnamed_addr {
; CHECK-LABEL: sincos_stack_slot_with_lifetime:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: pushq %rbx
; CHECK-NEXT: .cfi_def_cfa_offset 16
; CHECK-NEXT: subq $32, %rsp
; CHECK-NEXT: .cfi_def_cfa_offset 48
; CHECK-NEXT: .cfi_offset %rbx, -16
; CHECK-NEXT: leaq 12(%rsp), %rdi
; CHECK-NEXT: leaq 8(%rsp), %rbx
; CHECK-NEXT: movq %rbx, %rsi
; CHECK-NEXT: callq sincosf@PLT
; CHECK-NEXT: movss 8(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero
; CHECK-NEXT: movaps %xmm0, 16(%rsp) # 16-byte Spill
; CHECK-NEXT: movq %rbx, %rdi
; CHECK-NEXT: callq use_ptr
; CHECK-NEXT: movss 12(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero
; CHECK-NEXT: xorps {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0
; CHECK-NEXT: movss %xmm0, 8(%rsp)
; CHECK-NEXT: leaq 8(%rsp), %rdi
; CHECK-NEXT: callq use_ptr
; CHECK-NEXT: movaps 16(%rsp), %xmm0 # 16-byte Reload
; CHECK-NEXT: xorps {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0
; CHECK-NEXT: movss %xmm0, 8(%rsp)
; CHECK-NEXT: leaq 8(%rsp), %rdi
; CHECK-NEXT: callq use_ptr
; CHECK-NEXT: xorl %eax, %eax
; CHECK-NEXT: addq $32, %rsp
; CHECK-NEXT: .cfi_def_cfa_offset 16
; CHECK-NEXT: popq %rbx
; CHECK-NEXT: .cfi_def_cfa_offset 8
; CHECK-NEXT: retq
entry:
%computed = alloca float, align 4
%computed1 = alloca float, align 4
%computed3 = alloca float, align 4
%0 = tail call { float, float } @llvm.sincos.f32(float %in)
%1 = extractvalue { float, float } %0, 0
%2 = extractvalue { float, float } %0, 1
call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %computed)
store float %2, ptr %computed, align 4
call void @use_ptr(ptr nonnull %computed)
call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %computed)
call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %computed1)
%fneg = fneg float %1
store float %fneg, ptr %computed1, align 4
call void @use_ptr(ptr nonnull %computed1)
call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %computed1)
call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %computed3)
%fneg4 = fneg float %2
store float %fneg4, ptr %computed3, align 4
call void @use_ptr(ptr nonnull %computed3)
call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %computed3)
ret i32 0
}

6 changes: 3 additions & 3 deletions llvm/utils/UpdateTestChecks/asm.py
Original file line number Diff line number Diff line change
Expand Up @@ -294,10 +294,10 @@ def scrub_asm_x86(asm, args):
else:
asm = SCRUB_X86_SHUFFLES_RE.sub(r"\1 {{.*#+}} \2", asm)

# Detect stack spills and reloads and hide their exact offset and whether
# they used the stack pointer or frame pointer.
asm = SCRUB_X86_SPILL_RELOAD_RE.sub(r"{{[-0-9]+}}(%\1{{[sb]}}p)\2", asm)
if getattr(args, "x86_scrub_sp", True):
# Detect stack spills and reloads and hide their exact offset and whether
# they used the stack pointer or frame pointer.
asm = SCRUB_X86_SPILL_RELOAD_RE.sub(r"{{[-0-9]+}}(%\1{{[sb]}}p)\2", asm)
# Generically match the stack offset of a memory operand.
asm = SCRUB_X86_SP_RE.sub(r"{{[0-9]+}}(%\1)", asm)
if getattr(args, "x86_scrub_rip", False):
Expand Down
Loading