Skip to content

FPGA: update gzip seed #1381

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Feb 28, 2023
Merged

FPGA: update gzip seed #1381

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/gzip/src/CMakeLists.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -77,7 +77,7 @@ elseif(DEVICE_FLAG MATCHES "S10")
set(SEED "-Xsseed=16")
set(NUM_REORDER "")
else()
set(SEED "-Xsseed=4")
set(SEED "-Xsseed=1")
# For the High Bandwidth variant, specify 6 reordering units to improve global memory read bandwidth across 4 channels of DDR.
# For Low Latency variant this is not necessary since only one channel of global memory is used (host memory).
set(NUM_REORDER "-Xsnum-reorder=6")
Expand Down