Skip to content

FPGA: Reduce input size for Shannonization #1484

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 2 commits into from
Mar 27, 2023
Merged

FPGA: Reduce input size for Shannonization #1484

merged 2 commits into from
Mar 27, 2023

Conversation

shuoniu-intel
Copy link
Contributor

@shuoniu-intel shuoniu-intel commented Mar 27, 2023 •
edited
Loading

Existing Sample Changes

Reduce the input size for Shannonization so Windows run would finish in a reasonable time.
There was not even one passed Windows run with the original input size at a time limit of 30 minutes in our full regtest history.
With this change, Windows run finishes in 3m on A10 and 5m on S10.

Type of change

  • Bug fix (non-breaking change which fixes an issue)

How Has This Been Tested?

@yuguen yuguen merged commit b45fcb1 into oneapi-src:development Mar 27, 2023
@shuoniu-intel shuoniu-intel deleted the shannonization-reduce-size branch March 27, 2023 14:30
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@yuguen yuguen yuguen approved these changes

Assignees
No one assigned
Labels
2023.2 FPGA
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@shuoniu-intel @yuguen