-
Notifications
You must be signed in to change notification settings - Fork 168
Fix Clippy git ref again #279
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
r? @therealprof (rust_highfive has picked a reviewer for you, use r? to override) |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
bors r+
279: Gate Bors on Clippy r=therealprof a=jonas-schievink Co-authored-by: Jonas Schievink <[email protected]>
bors r- |
Canceled. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
bors merge
👎 Rejected by too few approved reviews |
😕 bors merge |
Build succeeded: |
279: Add barriers after FPU enabling r=adamgreig a=thalesfragoso This only seems to be required for M7 cores, but since we can't know the specific core, we can't filter on that. I thought about using the SCB's `RegisterBlock` from cortex-m to enable the FPU, but the [registers](https://docs.rs/cortex-m/0.6.2/cortex_m/peripheral/scb/struct.RegisterBlock.html) are just the generics `RW` which isn't that different from what we're doing right now, and we would need `Peripherals::steal` to use the methods from SCB which would set the `CORE_PERIPHERALS`/`TAKEN` flag. And one question, with this change, can we get rid of the `trampoline()` function? I don't think the compiler will do reordering across foreign functions calls (dsb/isb), but I might be missing something. Co-authored-by: Thales Fragoso <[email protected]>
No description provided.