Skip to content

Add doc for sha512, sm3 and sm4 target features #1830

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
+6 −0
Open

Add doc for sha512, sm3 and sm4 target features #1830

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions src/attributes/codegen.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -204,6 +204,9 @@ Feature | Implicitly Enables | Description
`rdrand` | | [`rdrand`] --- Read random number
`rdseed` | | [`rdseed`] --- Read random seed
`sha` | `sse2` | [SHA] --- Secure Hash Algorithm
`sha512` | `avx2` | [SHA512] --- Secure Hash Algorithm with 512-bit digest
`sm3` | `avx` | [SM3] --- ShangMi 3 Hash Algorithm
`sm4` | `avx2` | [SM4] --- ShangMi 4 Cipher Algorithm
`sse` | | [SSE] --- Streaming <abbr title="Single Instruction Multiple Data">SIMD</abbr> Extensions
`sse2` | `sse` | [SSE2] --- Streaming SIMD Extensions 2
`sse3` | `sse2` | [SSE3] --- Streaming SIMD Extensions 3
Expand Down Expand Up @@ -235,6 +238,9 @@ Feature | Implicitly Enables | Description
[`rdrand`]: https://en.wikipedia.org/wiki/RdRand
[`rdseed`]: https://en.wikipedia.org/wiki/RdRand
[SHA]: https://en.wikipedia.org/wiki/Intel_SHA_extensions
[SHA512]: https://en.wikipedia.org/wiki/Intel_SHA_extensions
[SM3]: https://en.wikipedia.org/wiki/List_of_x86_cryptographic_instructions#Intel_SHA_and_SM3_instructions
[SM4]: https://en.wikipedia.org/wiki/List_of_x86_cryptographic_instructions#Intel_SHA_and_SM3_instructions
[SSE]: https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions
[SSE2]: https://en.wikipedia.org/wiki/SSE2
[SSE3]: https://en.wikipedia.org/wiki/SSE3
Expand Down